{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T21:40:47Z","timestamp":1725486047384},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/aspdac.2015.7059107","type":"proceedings-article","created":{"date-parts":[[2015,3,13]],"date-time":"2015-03-13T17:06:37Z","timestamp":1426266397000},"page":"791-796","source":"Crossref","is-referenced-by-count":1,"title":["Alleviate chip I\/O pin constraints for multicore processors through optical interconnects"],"prefix":"10.1109","author":[{"family":"Zhehui Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jiang Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Peng Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xuan Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhe Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luan H.K.","family":"Duong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhifei Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Haoran Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rafael K.V.","family":"Maeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaowen Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yaoyao Ye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qinfen Hao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Crosstalk coupling: single-ended vs. differential","author":"brooks","year":"2005","journal-title":"Technical Publication September"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2010.2101580"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/lpor.201100017"},{"journal-title":"High Speed Circuit Board Signal Integrity","year":"0","author":"thierauf","key":"ref13"},{"year":"0","key":"ref14","article-title":"1.55 ?m InP-based VCSEL with enhanced modulation bandwidths >> 10 GHz up to 85 C"},{"key":"ref15","article-title":"ATE interconnect performance to 43 Gbps using advanced PCB materials","author":"barnes","year":"0","journal-title":"DesignCon 2008"},{"article-title":"Modeling and design considerations for 10 Gbps connectors","year":"0","author":"altera","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RADIOELEK.2010.5478561"},{"article-title":"High-speed PCB design considerations","year":"2011","author":"corporation","key":"ref18"},{"journal-title":"Semiconductor Industry Association","article-title":"International technology roadmap for semiconductors","year":"0","key":"ref19"},{"key":"ref4","article-title":"On-chip copper-based vs. optical interconnects: Delay uncertainty, latency, power, and bandwidth density comparative predictions","author":"chen","year":"2006","journal-title":"Interconnect Technology Conference"},{"key":"ref3","article-title":"Power comparison between high-speed electrical and optical interconnects for inter-chip communication","author":"cho","year":"2004","journal-title":"Interconnect Technology Conference"},{"journal-title":"Signal and Power Integrity-Simplified","year":"0","author":"bogatin","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1364\/AO.27.001742"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature03569"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2009.2014877"},{"journal-title":"PCI-SIG","article-title":"PCI Express 4.0 evolution to 16GT\/s, twice the throughput of PCI Express 3.0 technology","year":"2011","key":"ref1"},{"journal-title":"Maxim Integrated","article-title":"Accurately estimating optical receiver sensitivity","year":"2001","key":"ref9"}],"event":{"name":"2015 20th Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2015,1,19]]},"location":"Chiba, Japan","end":{"date-parts":[[2015,1,22]]}},"container-title":["The 20th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7050531\/7058915\/07059107.pdf?arnumber=7059107","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:07:02Z","timestamp":1490314022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7059107\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2015.7059107","relation":{},"subject":[],"published":{"date-parts":[[2015,1]]}}}