{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:27:05Z","timestamp":1729657625875,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7427984","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T16:48:08Z","timestamp":1457628488000},"page":"25-30","source":"Crossref","is-referenced-by-count":4,"title":["Performance-centric register file design for GPUs using racetrack memory"],"prefix":"10.1109","author":[{"family":"Shuo Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yun Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chao Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiaolong Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Guangyu Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yongpan Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiuhong Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2424962"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593137"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Masamitsu Hayashi, and Luc Thomas. Magnetic domain-wall racetrack memory","volume":"320","author":"stuart","year":"2008","journal-title":"Science"},{"key":"ref13","first-page":"1","article-title":"An efficient stt-ram last level cache architecture for gpus","volume":"197","author":"samavatian","year":"0","journal-title":"Proc 51st Annual Design Automation Conference"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488799"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665710"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830813"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691165"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744883"},{"journal-title":"Rodinia Benchmark Suite","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629258"},{"key":"ref5","first-page":"96","article-title":"Unifying primary cache, scratch, and register file memories in a throughput processor","author":"mark","year":"0","journal-title":"Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref8","first-page":"243","article-title":"Cache revive: Architecting volatile stt-ram caches for enhanced performance in cmps","author":"adwait","year":"0","journal-title":"Proceedings of the 49th Annual Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485952"},{"journal-title":"Parboil benchmark suite","year":"0","key":"ref2"},{"journal-title":"GPGPU-Sim v3 2 2","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2313342"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056023"},{"key":"ref21","first-page":"100","article-title":"Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power","author":"zhang","year":"2015","journal-title":"Design Automation Conference (ASP-DAC) 2015 20th Asia and South Pacific"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macao, Macao","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7427984.pdf?arnumber=7427984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T04:05:39Z","timestamp":1498277139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7427984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7427984","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}