{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:52:41Z","timestamp":1757454761291,"version":"3.28.0"},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428004","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T16:48:08Z","timestamp":1457628488000},"page":"153-158","source":"Crossref","is-referenced-by-count":1,"title":["MCSSim: A memory channel storage simulator"],"prefix":"10.1109","author":[{"given":"Renhai","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zili","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Tao Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744842"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"ref32","first-page":"146:1","article-title":"Retention trimming for wear reduction of flash memory storage systems","author":"shi","year":"0","journal-title":"DAC '14"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref30","volume":"28","author":"rixner","year":"2000","journal-title":"Memory access scheduling"},{"key":"ref37","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"0","journal-title":"DATE '12"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2012.6341281"},{"key":"ref35","first-page":"1491","article-title":"Pace: A parallel compare and compress codec for area reduction in nonvolatile processors","volume":"22","author":"wang","year":"0","journal-title":"TVLSI '14"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2811411.2811536"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0705"},{"key":"ref40","first-page":"100","article-title":"Quantitative modeling of racetrack memory, a tradeoff among area, performance, and power","author":"zhang","year":"0","journal-title":"ASP-DAC'15"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855544"},{"article-title":"Multi-channel memory architecture","year":"2005","author":"haba","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372546"},{"key":"ref14","first-page":"1","article-title":"An endurance-aware metadata allocation strategy for MLC NAND flash memory storage systems","author":"huang","year":"2015","journal-title":"TCAD '15"},{"key":"ref15","first-page":"334","article-title":"A garbage collection aware stripping method for solid-state drives","author":"huang","year":"0","journal-title":"ASP-DAC'15"},{"journal-title":"IBM Benefits of IBM eXFlash memory-channel storage in enterprise solutions","year":"2015","key":"ref16"},{"journal-title":"IBM eXFlash memory-channel storage","year":"2015","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541953"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835961"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555371"},{"key":"ref27","first-page":"196:1","article-title":"Exploration of GPG-PU register file architecture using domain-wall-shift-write based racetrack memory","author":"mao","year":"0","journal-title":"DAC '14"},{"key":"ref3","first-page":"41","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"0","journal-title":"USENIX Annual Technical Conference Freenix track"},{"key":"ref6","first-page":"1729","article-title":"On-demand block-level address mapping in large-scale nand flash storage systems","volume":"64","author":"chen","year":"0","journal-title":"TC '15"},{"key":"ref29","first-page":"172","article-title":"Linearly compressed pages: A low-complexity, low-latency main memory compression framework","author":"pekhimenko","year":"0","journal-title":"MI-CRO '13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2014.6855541"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.90"},{"key":"ref7","first-page":"340","article-title":"Unified nonvolatile memory and NAND flash memory architecture in smartphones","author":"chen","year":"0","journal-title":"ASP-DAC'15"},{"key":"ref2","article-title":"Flash-memory translation layer for NAND flash (NFTL)","author":"ban","year":"1998","journal-title":"M-Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658994"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043574"},{"key":"ref20","first-page":"1","article-title":"NAND-FlashSim: Intrinsic latency variation aware NAND flash memory system modeling and simulation at microarchitecture level","author":"jung","year":"0","journal-title":"MSST '12"},{"article-title":"SysBench: a system performance benchmark","year":"2004","author":"kopytov","key":"ref22"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TCE.2002.1010143","article-title":"A space-efficient flash translation layer for CompactFlash systems","volume":"48","author":"kim","year":"2002","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"ref42","first-page":"148:1","article-title":"Deterministic crash recovery for nand flash based storage systems","author":"zhang","year":"0","journal-title":"DAC '14"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593130"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750388"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"7","DOI":"10.7873\/DATE.2015.0357","article-title":"An Energy Efficient Backup Scheme with Low Inrush Current for Nonvolatile SRAM in Energy Harvesting Sensor Nodes","author":"hehe li","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056060"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059025"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macau","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/07428004.pdf?arnumber=7428004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,2]],"date-time":"2020-02-02T19:20:37Z","timestamp":1580671237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7428004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428004","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}