{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:07:45Z","timestamp":1767262065785,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428008","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T16:48:08Z","timestamp":1457628488000},"page":"178-185","source":"Crossref","is-referenced-by-count":28,"title":["Learning-based prediction of embedded memory timing failures during initial floorplan design"],"prefix":"10.1109","author":[{"given":"Wei-Ting J.","family":"Chan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kun Young Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nancy D.","family":"MacDonald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddhartha","family":"Nath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Synopsys EDA tools","year":"0","key":"ref32"},{"journal-title":"Whitepaper Synopsys Inc","article-title":"De-Risking Variation-Aware Custom IC Design with Solido Variation Designer and Synopsys HSPICE","year":"2010","key":"ref31"},{"journal-title":"Standard Parasitic Exchange Format","year":"0","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457099"},{"key":"ref11","article-title":"Early Timing Estimation of Timing Statistical Properties of Placement","author":"hutton","year":"2012","journal-title":"U S Patent"},{"key":"ref12","article-title":"Method for Determining Timing Delays Associated with Placement and Routing of an Integrated Circuit","author":"jones","year":"1994","journal-title":"U S Patent"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.130"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9591-6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.371"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2015.7171706"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6272035"},{"key":"ref18","first-page":"3953","article-title":"Combining Bagging, Boosting and Random Subspace Ensembles for Regression Problems","volume":"8","author":"kotisantis","year":"2012","journal-title":"Intl J of Innovative Computing Information and Control"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450515"},{"journal-title":"RedHawk User Guide","year":"0","key":"ref28"},{"key":"ref4","article-title":"Eliminating Routing Congestion Issues with Logic Synthesis","author":"clarke","year":"2011","journal-title":"Whitepaper Cadence Design Systems"},{"journal-title":"Opencores","year":"0","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855889"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1961189.1961199","article-title":"LIBSVM: A Library of Support Vector Machines","volume":"2","author":"chang","year":"2011","journal-title":"Trans on Intelligent Systems and Technology"},{"journal-title":"LEF DEF Reference Manual","year":"0","key":"ref29"},{"journal-title":"Static Timing Analysis for Nanometer Designs A Practical Approach","year":"2009","author":"bhasker","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36046-6_4"},{"key":"ref7","first-page":"771","article-title":"A Short Introduction to Boosting","volume":"14","author":"freund","year":"1999","journal-title":"J Japanese Society for Artificial Intelligence"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397273"},{"journal-title":"The Elements of Statistical Learning Data Mining Inference and Prediction","year":"2009","author":"hastie","key":"ref9"},{"key":"ref1","article-title":"Multiple Regression: A Primer, Thousand Oaks","author":"allison","year":"1999","journal-title":"Pine Forge Press"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1186\/1753-6561-5-S3-S11"},{"key":"ref22","first-page":"268","article-title":"Efficient timing closure without timing driven placement and routing","author":"vujkovic","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1111\/j.1467-9868.2007.00607.x"},{"year":"0","author":"atrenta","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810365"},{"journal-title":"Matlab","year":"0","key":"ref26"},{"journal-title":"Whitepaper Cadence Design Systems","article-title":"Techniques to Accelerate Power and Timing Signoff of Advanced-Node SoCs","year":"2014","key":"ref25"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macao, Macao","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7428008.pdf?arnumber=7428008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T04:05:39Z","timestamp":1498277139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428008","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}