{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:14:02Z","timestamp":1774628042562,"version":"3.50.1"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428012","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T21:48:08Z","timestamp":1457646488000},"page":"204-211","source":"Crossref","is-referenced-by-count":16,"title":["High-level synthesis of accelerators in embedded scalable platforms"],"prefix":"10.1109","author":[{"given":"Paolo","family":"Mantovani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Di Guglielmo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca P.","family":"Carloni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.50"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.81"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146731"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276399"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref10","first-page":"1","article-title":"An analysis of accelerator coupling in heterogeneous architectures","volume":"202","author":"cota","year":"2015","journal-title":"Proc of DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488850"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.112"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593071"},{"key":"ref15","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref17","author":"fingeroff","year":"2010","journal-title":"High-Level Synthesis Blue Book"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"ref19","article-title":"Are SoC development costs significantly underestimated?","author":"goering","year":"0"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063105"},{"key":"ref4","article-title":"PERFECT (Power Efficiency Revolution For Embedded Computing Technologies) Benchmark Suite Manual","author":"barker","year":"2013","journal-title":"PNNL and GTRI"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2010.937396"},{"key":"ref3","author":"bailey","year":"2006","journal-title":"ESL Models and their Application Electronic System Level Design and Verification in Practice"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485925"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-69958-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2480849"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors 2011"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref22","first-page":"641","article-title":"Compositional system-level design exploration with planning of high-level synthesis","author":"liu","year":"2012","journal-title":"Proc of DATE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063107"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656098"},{"key":"ref25","first-page":"168","article-title":"A 646GOPS\/W multi-classifier many-core processor with cortex-like architecture for super-resolution recognition","author":"park","year":"2013","journal-title":"ISSCC"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Macao, Macao","start":{"date-parts":[[2016,1,25]]},"end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7428012.pdf?arnumber=7428012","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T01:32:44Z","timestamp":1475199164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428012\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428012","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}