{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:28Z","timestamp":1759146688522},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428014","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T21:48:08Z","timestamp":1457646488000},"page":"218-225","source":"Crossref","is-referenced-by-count":4,"title":["Designing high-quality hardware on a development effort budget: A study of the current state of high-level synthesis"],"prefix":"10.1109","author":[{"family":"Zelei Sun","sequence":"first","affiliation":[]},{"given":"Keith","family":"Campbell","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Zuo","sequence":"additional","affiliation":[]},{"given":"Kyle","family":"Rupnow","sequence":"additional","affiliation":[]},{"given":"Swathi","family":"Gurumani","sequence":"additional","affiliation":[]},{"given":"Frederic","family":"Doucet","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A fast DCT-SQ scheme for images","author":"yukihiro","year":"1988","journal-title":"IEICE TRANSACTIONS (1976–1990)"},{"year":"2013","journal-title":"IEEE Standard for SystemVerilog-unified Hardware Design Specification and Verification Language","key":"ref11"},{"year":"2012","journal-title":"IEEE Standard for Standard SystemC Language Reference Manual","key":"ref12"},{"year":"2001","journal-title":"Federal Information Processing Publication","article-title":"Announcing the Advanced Encryption Standard (AES)","key":"ref13"},{"year":"2015","journal-title":"Design Compiler User Guide Version K-2015 06 Synopsys","key":"ref14"},{"year":"2015","journal-title":"SystemC Synthesizable Subset Version 1 4 Draft","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/MDT.2009.83"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1575774.1575776"},{"year":"1992","author":"gajski","journal-title":"High-Level Synthesis Introduction to Chip and System Design","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1155\/2012\/649057"},{"key":"ref7","article-title":"System level synthesis of hardware for DSP applications using pre-characterized function implementations","author":"li","year":"2013","journal-title":"CODES+ISSS"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2435264.2435271"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/DAC.2006.229228"},{"year":"1993","author":"pennebaker","journal-title":"JPEG Still Image Data Compression Standard","key":"ref9"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macao, Macao","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7428014.pdf?arnumber=7428014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,17]],"date-time":"2020-09-17T00:22:59Z","timestamp":1600302179000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428014","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}