{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:40:41Z","timestamp":1761324041722,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428038","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T16:48:08Z","timestamp":1457628488000},"page":"360-365","source":"Crossref","is-referenced-by-count":15,"title":["Routing path reuse maximization for efficient NV-FPGA reconfiguration"],"prefix":"10.1109","author":[{"given":"Yuan","family":"Xue","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Cronin","sequence":"additional","affiliation":[]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jingtong","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Reconfigurable architectures for general-purpose computing","year":"1996","author":"dehon","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2312499"},{"key":"ref15","first-page":"615","article-title":"An architecture and timing-driven routing algorithm for area-efficient FPGAs with time-multiplexed interconnects","author":"liu","year":"2008","journal-title":"International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691095"},{"key":"ref17","first-page":"1","article-title":"Mask-cost-aware ECO routing","author":"chien","year":"2014","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742927"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645512"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534918"},{"journal-title":"Actel","article-title":"Understanding soft and firm errors in semiconductor devices","year":"2002","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref8","article-title":"FPGA architecture: Survey and challenges","volume":"2","author":"kuon","year":"2008","journal-title":"Foundations and Trends\ufffd in Electronic Design Automation"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2013","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117205"},{"article-title":"Low energy field-programmable gate array","year":"2000","author":"george","key":"ref9"},{"key":"ref1","first-page":"198","article-title":"Improved FPGA implementation of probabilistic neural network for neural decoding","author":"zhu","year":"2010","journal-title":"International Conference on Apperceiving Computing and Intelligence Analysis (ICACIA)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314398"},{"article-title":"Architectures and algorithms for field programmable gate arrays with embedded memory","year":"1997","author":"wilton","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macao, Macao","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7428038.pdf?arnumber=7428038","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T21:33:06Z","timestamp":1475184786000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428038\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428038","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}