{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,28]],"date-time":"2026-08-28T17:10:42Z","timestamp":1787937042881,"version":"build-2784847793"},"reference-count":70,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428080","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T21:48:08Z","timestamp":1457646488000},"page":"617-622","source":"Crossref","is-referenced-by-count":43,"title":["Recent research development and new challenges in analog layout synthesis"],"prefix":"10.1109","author":[{"given":"Mark Po-Hung","family":"Lin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chih-Ming","family":"Hung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717780"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2014.6881492"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref33","first-page":"180","article-title":"Symmetry-aware placement with transitive closure graphs for analog layout design","author":"zhang","year":"2008","journal-title":"Proc ASP-DAC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2305831"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429516"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2204993"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024847"},{"key":"ref35","first-page":"579","article-title":"Analog placement with common centroid constraints","author":"ma","year":"2007","journal-title":"Proc ICCAD"},{"key":"ref34","first-page":"299","article-title":"Symmetry-aware TCG-based placement design under complex multi-group constraints for analog circuit layouts","author":"he","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2071356.2071362"},{"key":"ref62","article-title":"Electromigration-aware and IR-drop avoidance routing in analog multiport terminal structures","author":"martins","year":"2014","journal-title":"Proc DATE"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2116049"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840872"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891365"},{"key":"ref64","first-page":"24-1","article-title":"Mixed-signal noise coupling in system-on-chip design","author":"sansen","year":"2006","journal-title":"Analog Design Essentials"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320057"},{"key":"ref65","first-page":"123","article-title":"Noise reduction is crucial to mixed-signal ASIC design success (Part I)","author":"twomey","year":"2000","journal-title":"Electronic Design Magazine"},{"key":"ref66","first-page":"101","article-title":"Noise reduction is crucial to mixed-signal ASIC design success (Part II)","author":"twomey","year":"2000","journal-title":"Electronic Design Magazine"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796506"},{"key":"ref67","first-page":"23","article-title":"Mixed-signal noise coupling in system-on-chip design","author":"verghese","year":"2006","journal-title":"EDA for IC Implementation Circuit Design and Process Technology"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744813"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907866"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373200"},{"key":"ref1","article-title":"Analog unit shipments outpacing growth of all IC product segments","year":"2014","journal-title":"IC Insights Research Bulletin"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837348"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097308"},{"key":"ref21","first-page":"791","article-title":"Analog placement based on symmetry-island formulation","volume":"28","author":"lin","year":"2009","journal-title":"IEEE TCAD"},{"key":"ref24","first-page":"507","article-title":"A corner stitching compliant B*-tree representation and its applications to analog placement","author":"tsao","year":"2011","journal-title":"Proc ICCAD"},{"key":"ref23","first-page":"512","article-title":"Heterogeneous B*-trees for analog placement with symmetry and regularity considerations","author":"chou","year":"2011","journal-title":"Proc ICCAD"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357984"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488739"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429409"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2279516"},{"key":"ref59","article-title":"Obstacle-aware multiple-source rectilinear steiner tree with electromigration and IR-drop avoidance","author":"yan","year":"2011","journal-title":"Proc DATE"},{"key":"ref58","first-page":"161","article-title":"Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits","volume":"34","author":"ho","year":"2015","journal-title":"IEEE TCAD"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488740"},{"key":"ref56","first-page":"1942","article-title":"Nonuniform multilevel analog routing with matching constraints","volume":"33","author":"ou","year":"2014","journal-title":"IEEE TCAD"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228458"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717769"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123017"},{"key":"ref10","first-page":"293","article-title":"A performance-constrained template-based layout retargeting algorithm for analog integrated circuits","author":"liu","year":"2010","journal-title":"Proc ASP-DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105379"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357988"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691095"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2418312"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300111"},{"key":"ref15","first-page":"199","article-title":"A novel analog physical synthesis methodology integrating existent design expertise","volume":"34","author":"wu","year":"2015","journal-title":"IEEE TCAD"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681591"},{"key":"ref17","first-page":"465","article-title":"Analog placement based on novel symmetry-island formulation","author":"lin","year":"2007","journal-title":"Proc DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391484"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630064"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2269050"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009137"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855982"},{"key":"ref5","author":"hastings","year":"2006","journal-title":"The Art of Analog Layout"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320056"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147134"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2165068"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917594"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860957"},{"key":"ref45","author":"graeb","year":"2010","journal-title":"Analog Layout Synthesis A Survey of Topological Approaches"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687442"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419878"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118462"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090670"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Macao, Macao","start":{"date-parts":[[2016,1,25]]},"end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7428080.pdf?arnumber=7428080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T01:28:32Z","timestamp":1475198912000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":70,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428080","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}