{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T07:06:36Z","timestamp":1761807996659,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428097","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T16:48:08Z","timestamp":1457628488000},"page":"725-730","source":"Crossref","is-referenced-by-count":10,"title":["FoToNoC: A hierarchical management strategy based on folded torus-like Network-on-Chip for dark silicon many-core systems"],"prefix":"10.1109","author":[{"given":"Lei","family":"Yang","sequence":"first","affiliation":[]},{"given":"Weichen","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Weiwen","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Mengquan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Juan","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Edwin Hsing-Mean","family":"Sha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488949"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593117"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2656103"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593165"},{"key":"ref14","first-page":"245","article-title":"Performance enhancement under power constraints using heterogeneous cmos-tfet multicores","author":"emre","year":"2012","journal-title":"Proc of CODES+ISSS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403446"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341445"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"2494","DOI":"10.1016\/j.compeleceng.2013.09.001","article-title":"A novel folded-torus based network architecture for power-aware multicore systems","volume":"39","author":"abu","year":"2013","journal-title":"Computers and Electrical Engineering"},{"key":"ref18","first-page":"406","article-title":"An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures","year":"2000","journal-title":"Proc of PDP"},{"key":"ref19","article-title":"Pyrros: static task scheduling and code generation for message passing multiprocessors","author":"gerasoulis","year":"1992","journal-title":"Int'l Conf on Supercomputing"},{"key":"ref4","first-page":"469","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Proc of MICRO"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2656075.2661645"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593229"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2010.5625537"},{"key":"ref2","first-page":"1131","article-title":"Is dark silicon useful? harnessing the four horsemen of the coming dark silicon apocalypse","author":"taylor","year":"2012","journal-title":"Proc of DAC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000108"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"ref20","article-title":"Matex: Efficient transient and peak temperature computation for compact thermal models","author":"shafique","year":"2015","journal-title":"Proc of DATE"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","article-title":"Hotspot: a compact thermal modeling methodology for early-stage vlsi design","volume":"14","author":"wei","year":"2006","journal-title":"IEEE Tran VLSI"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2007.4285040"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.86"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macau","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/07428097.pdf?arnumber=7428097","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T04:05:33Z","timestamp":1498277133000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428097\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428097","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}