{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:45:50Z","timestamp":1761648350618},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,1]]},"DOI":"10.1109\/aspdac.2016.7428102","type":"proceedings-article","created":{"date-parts":[[2016,3,10]],"date-time":"2016-03-10T16:48:08Z","timestamp":1457628488000},"page":"755-760","source":"Crossref","is-referenced-by-count":5,"title":["Test and diagnosis pattern generation for dynamic bridging faults and transition delay faults"],"prefix":"10.1109","author":[{"given":"Cheng-Hung","family":"Wu","sequence":"first","affiliation":[]},{"given":"Saint James","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401564"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2211093"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.56"},{"key":"ref6","first-page":"400","article-title":"On detecting bridges causing timing failures","author":"chakravarty","year":"1999","journal-title":"Proc ICCD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783735"},{"key":"ref5","first-page":"1","article-title":"Case study of yield learning through in-house flow of volume diagnosis","author":"hsueh","year":"2013","journal-title":"Proc VLSI Design Automation and Test"},{"journal-title":"Synopsys Inc TetraMAX ATPG User Guide Version H-2013 03","year":"2013","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297647"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.16"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2193580"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.80"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref1"}],"event":{"name":"2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2016,1,25]]},"location":"Macao, Macao","end":{"date-parts":[[2016,1,28]]}},"container-title":["2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7422345\/7427971\/7428102.pdf?arnumber=7428102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T21:28:48Z","timestamp":1475184528000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7428102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2016.7428102","relation":{},"subject":[],"published":{"date-parts":[[2016,1]]}}}