{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:25:19Z","timestamp":1725427519005},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858294","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"45-50","source":"Crossref","is-referenced-by-count":0,"title":["AGARSoC: Automated test and coverage-model generation for verification of accelerator-rich SoCs"],"prefix":"10.1109","author":[{"given":"Biruk","family":"Mammo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doowon","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Harrison","family":"Davis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yijun","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2071356.2071363"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479191"},{"journal-title":"ESL Design and Verification A Prescription for Electronic System Level Methodology","year":"2007","author":"martin","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417915"},{"key":"ref14","article-title":"Aladdin: a pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures","author":"shao","year":"2014","journal-title":"Proc ISCA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244003"},{"journal-title":"ESL Models and their Application Electronic System Level Design and Verification in Practice","year":"2009","author":"bailey","key":"ref4"},{"journal-title":"Xilinx Vivado Design Suite","year":"0","key":"ref3"},{"journal-title":"Readings in Hardware\/-software Co-design","year":"2002","author":"de micheli","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.36"},{"journal-title":"Verification Techniques for System-Level Design","year":"2008","author":"fujita","key":"ref7"},{"journal-title":"Qualcomm Snapdragon Processor","year":"0","key":"ref2"},{"journal-title":"Intel Atom x3 processor series","year":"0","key":"ref1"},{"key":"ref9","article-title":"SimPoint 3.0: faster and more flexible program analysis","author":"hamerly","year":"2005","journal-title":"Instruction-Level Parallelism"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858294.pdf?arnumber=7858294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:29:40Z","timestamp":1513196980000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858294","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}