{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:02:31Z","timestamp":1725782551855},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858298","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"69-74","source":"Crossref","is-referenced-by-count":10,"title":["Area-constrained technology mapping for in-memory computing using ReRAM devices"],"prefix":"10.1109","author":[{"given":"Debjyoti","family":"Bhattacharjee","sequence":"first","affiliation":[]},{"given":"Arvind","family":"Easwaran","sequence":"additional","affiliation":[]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref11","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2398217"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(75)80008-0"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1080\/05695557108974820"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2016.7870133"},{"key":"ref3","first-page":"119","article-title":"Delay-optimal technology mapping for in-memory computing using reram devices","author":"bhattacharjee","year":"2016","journal-title":"Proceedings of the 35th International Conference on Computer-Aided Design ICCAD 2016"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081665"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2748"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"journal-title":"Gurobi Optimization","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187524"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858298.pdf?arnumber=7858298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:32:21Z","timestamp":1513197141000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858298","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}