{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:20:22Z","timestamp":1774365622004,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858312","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"151-156","source":"Crossref","is-referenced-by-count":59,"title":["A novel basis for logic rewriting"],"prefix":"10.1109","author":[{"given":"Winston","family":"Haaswijk","sequence":"first","affiliation":[]},{"given":"Mathias","family":"Soeken","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147034"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/43.728916"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: an academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429513"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081434"},{"key":"ref13","first-page":"1030","article-title":"Optimizing majority-inverter graphs with functional hashing","author":"soeken","year":"2016","journal-title":"Design Automation and Test in Europe"},{"key":"ref14","article-title":"LUT Mapping and Optimization for Majority-Inverter Graphs","author":"haaswijk","year":"2016","journal-title":"IWLS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FOCS.1962.16"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1090\/S0002-9904-1947-08864-9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219147"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.2307\/1998007"},{"key":"ref19","author":"muroga","year":"1979","journal-title":"Logic Design and Switching Theory"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref4","author":"de micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.329262"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222593"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804386"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref8","first-page":"1","article-title":"Boolean logic optimization in majority-inverter graphs","author":"amar\u00f9","year":"2015","journal-title":"Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/321229.321232"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506566"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/264995.264996"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.273754"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887925"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.285741"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382677"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Chiba, Japan","start":{"date-parts":[[2017,1,16]]},"end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858312.pdf?arnumber=7858312","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T22:13:50Z","timestamp":1568844830000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858312\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858312","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}