{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:48:46Z","timestamp":1730198926404,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858322","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"214-219","source":"Crossref","is-referenced-by-count":3,"title":["Automated generation of dynamic binary translators for instruction set simulation"],"prefix":"10.1109","author":[{"given":"Katsumi","family":"Okuda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minoru","family":"Yoshida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haruhiko","family":"Takeyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minoru","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509660"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref12","first-page":"68","article-title":"Embra: Fast and flexible machine simulation","author":"witchel","year":"0","journal-title":"SIGMETRICS ‘98"},{"key":"ref13","first-page":"41","article-title":"Qemu, a fast and portable dynamic translator","author":"bellard","year":"0","journal-title":"ATEC ‘05"},{"key":"ref14","first-page":"303","article-title":"Generation of software tools from processor descriptions for hardware\/software codesign","author":"hartoog","year":"0","journal-title":"DAC ‘95"},{"key":"ref15","first-page":"927","article-title":"A methodology for accurate performance evaluation in architecture exploration","author":"hadjiyiannis","year":"0","journal-title":"DAC ‘95"},{"key":"ref16","first-page":"933","article-title":"Lisa machine description language for cycle-accurate models of programmable dsp architectures","author":"pees","year":"0","journal-title":"DAC ‘95"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151083"},{"key":"ref18","first-page":"152","article-title":"A simulator generator based on configurable vliw model considering synthesizable hw description and sw tools generation","author":"okuda","year":"2003","journal-title":"Proc Workshop on Synthesis and System Integration of Mixed Information Technologies"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.05.001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0066"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691197"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836734"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307509"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/362652.362662"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776027"},{"key":"ref1","first-page":"112","article-title":"Generating decision trees for decoding binaries","author":"theiling","year":"0","journal-title":"LCTES ‘05"},{"key":"ref9","first-page":"126","article-title":"A generic tool set for application specific processor architectures","author":"engel","year":"0","journal-title":"CODES ‘00"},{"journal-title":"Virtual Machines Versatile Platforms for Systems and Processes (The Morgan Kaufmann Series in Computer Architecture and Design)","year":"2005","author":"smith","key":"ref20"},{"key":"ref22","first-page":"1192","article-title":"Chstone: A benchmark program suite for practical c-based high-level synthesis","author":"hara","year":"0","journal-title":"ISCA ‘08"},{"key":"ref21","first-page":"1718","article-title":"Design and implementation of generation framework for instruction set simulators","volume":"57","author":"okuda","year":"2016","journal-title":"IPSJ Journal"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858322.pdf?arnumber=7858322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T03:06:54Z","timestamp":1507000014000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858322","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}