{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:32:48Z","timestamp":1729618368853,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858341","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T16:36:54Z","timestamp":1487608614000},"page":"312-317","source":"Crossref","is-referenced-by-count":4,"title":["Energy-aware loops mapping on multi-vdd CGRAs without performance degradation"],"prefix":"10.1109","author":[{"given":"Jiangyuan","family":"Gu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"42","article-title":"Low power FPGA using predefined dual-Vdd\/dual-Vt fabrics","author":"li","year":"2004","journal-title":"Proc ACM Int l Symp Field Programmable Gate Arrays"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"key":"ref10","first-page":"92","article-title":"A New Algorithm for Maximal Compatible Classes Based on Matri","author":"xing","year":"2010","journal-title":"Journal of Logistical Engineering University"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19475-7_24"},{"key":"ref11","first-page":"1","article-title":"Force-directed scheduling for data flow graph mapping on coarse-grained reconfigurable architectures","author":"alexander","year":"2014","journal-title":"ReConFigurable Computing and FPGAs (ReConFig) 2014 International Conference on"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2251940"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"661","DOI":"10.1109\/43.31522","article-title":"Force-directed scheduling for the behavioral synthesis of ASICs","volume":"8","author":"pierre g","year":"1989","journal-title":"Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF02575586"},{"key":"ref7","first-page":"145","article-title":"A Dual-V dd Low Power FPGA Architecture","author":"aman","year":"2004","journal-title":"Field Programmable Logic and Application"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228600"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2635","DOI":"10.1109\/TVLSI.2013.2295622","article-title":"SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration","volume":"22","author":"leibo","year":"2014","journal-title":"Very Large Scale Integration (VLSI) Systems"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"367","DOI":"10.1145\/212094.212131","article-title":"Software pipelining","volume":"27","author":"vicki h","year":"1995","journal-title":"ACM Computing Surveys (C SUR)"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858341.pdf?arnumber=7858341","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T06:58:21Z","timestamp":1498373901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858341\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858341","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}