{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:02Z","timestamp":1773247322513,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858346","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"342-347","source":"Crossref","is-referenced-by-count":96,"title":["Security analysis of Anti-SAT"],"prefix":"10.1109","author":[{"given":"Muhammad","family":"Yasin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bodhisatwa","family":"Mazumdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ozgur","family":"Sinanoglu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"139","article-title":"Activation of Logic Encrypted Chips: Pre-test or Post-test?","author":"yasin","year":"2016","journal-title":"Design Automation Test in Europe"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404876"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref13","first-page":"590","article-title":"Mitigating SAT Attack on Logic Locking","volume":"2016","author":"xie","year":"2016","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref16","article-title":"OpenSPARC T1 Processor","year":"2015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref2","article-title":"Innovation is at Risk Losses of up to $4 Billion Annually due to IP Infringement","year":"2015"},{"key":"ref1","article-title":"Defense Science Board (DSB) study on High Performance Microchip Supply","year":"2015"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Chiba, Japan","start":{"date-parts":[[2017,1,16]]},"end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858346.pdf?arnumber=7858346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T21:06:21Z","timestamp":1513199181000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858346","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}