{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:13:28Z","timestamp":1729620808994,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858351","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"372-377","source":"Crossref","is-referenced-by-count":0,"title":["Flexible interconnect in 2.5D ICs to minimize the interposer's metal layers"],"prefix":"10.1109","author":[{"given":"Daniel P.","family":"Seemuth","sequence":"first","affiliation":[]},{"given":"Azadeh","family":"Davoodi","sequence":"additional","affiliation":[]},{"given":"Katherine","family":"Morrow","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"373","article-title":"Box Router: A New Global Router Based on Box Expansion and Progressive ILP","author":"cho","year":"2006","journal-title":"Design Automation Conference (DAC)"},{"key":"ref11","first-page":"344","article-title":"Fast Route3.0: A Fast and High Quality Global Router Based on Virtual Capacity","author":"zhang","year":"2008","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429539"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896459"},{"article-title":"GLPK-GNU Linear Programming Kit","year":"2012","author":"makhorin","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.31274\/etd-180810-274","article-title":"3D Global Router: a Study to Optimize Congestion, Wirelength and Via for Circuit Layout","author":"xu","year":"2012"},{"key":"ref16","article-title":"Box Router: A New Global Router Based on Box Expansion and Progressive ILP","author":"cho","year":"2006","journal-title":"Design Automation Conference (DAC)"},{"key":"ref4","first-page":"359:1","article-title":"Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost","author":"liu","year":"2014","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085480"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681595"},{"key":"ref5","first-page":"294","article-title":"Cost-driven 3D design optimization with metal layer reduction technique","author":"zou","year":"2013","journal-title":"14th International Symposium on Quality Electronic Design (ISQED)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735035"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"709","DOI":"10.1109\/TCAD.2012.2235124","article-title":"NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing With Bounded-Length Maze Routing","volume":"32","author":"liu","year":"2013","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref2","article-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency","author":"saban","year":"2012","journal-title":"White Paper"},{"key":"ref1","first-page":"6","article-title":"2.5D interposers look increasingly like the near term, high performance solution","author":"doe","year":"2012","journal-title":"3D Packaging"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105336"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858351.pdf?arnumber=7858351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T22:14:08Z","timestamp":1568844848000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858351","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}