{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T17:59:48Z","timestamp":1765994388933,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858363","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"444-449","source":"Crossref","is-referenced-by-count":5,"title":["Floorplan and placement methodology for improved energy reduction in stacked power-domain design"],"prefix":"10.1109","author":[{"given":"Kristof","family":"Blutman","sequence":"first","affiliation":[]},{"given":"Hamed","family":"Fatemi","sequence":"additional","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"given":"Ajay","family":"Kapoor","sequence":"additional","affiliation":[]},{"given":"Jiajia","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jose Pineda","family":"de Gyvez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys Design Compiler User's Manual","year":"0","key":"ref31"},{"journal-title":"Opencores","year":"0","key":"ref30"},{"key":"ref10","first-page":"194","article-title":"VLSI Circuit Partitioning by Cluster-Removal Using Iterative Improvement Techniques","author":"dutt","year":"1996","journal-title":"Proc ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585498"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/227683.227684"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358063"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.662682"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781339"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/S1064827595287997"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676460"},{"journal-title":"Hungarian algorithm","year":"0","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573478"},{"key":"ref27","first-page":"1533","article-title":"Efficient Network Flow Based Min-Cut Balanced Partitioning","volume":"15","author":"yang","year":"1996","journal-title":"IEEE TCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898041"},{"key":"ref6","first-page":"661","article-title":"Improved Algorithms for Hypergraph Bipartitioning","author":"caldwell","year":"2000","journal-title":"Proc ACP-DAC"},{"journal-title":"Cadence Innovus User Guide","year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837451"},{"key":"ref8","first-page":"641","article-title":"Post-Placement Voltage Island Generation","author":"ching","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.892854"},{"journal-title":"NXP Semiconductors personal communication","year":"2016","author":"blutman","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217536"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231306"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493987"},{"key":"ref21","first-page":"400","article-title":"A 0.lpJ\/b 5-to-10Gb\/s Charge-Recycling Stacked Low-Power I\/O for On-Chip Signaling in 45nm CMOS SOI","author":"liu","year":"2013","journal-title":"Proc ISSCC"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165121"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.476579"},{"key":"ref26","first-page":"309","article-title":"Post-Placement Voltage Island Generation under Performance Requirement","author":"wu","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274829"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858363.pdf?arnumber=7858363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T01:54:40Z","timestamp":1506995680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858363","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}