{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T04:43:02Z","timestamp":1725597782725},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858380","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T16:36:54Z","timestamp":1487608614000},"page":"543-548","source":"Crossref","is-referenced-by-count":0,"title":["Pattern based runtime voltage emergency prediction: An instruction-aware block sparse compressed sensing approach"],"prefix":"10.1109","author":[{"given":"Yu-Guang","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michihiro","family":"Shintani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Chieh","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"ref32"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1145\/1669112.1669172","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Proc IEEE\/ACM Int Symp Microarchitecture (MICRO)"},{"key":"ref30","article-title":"The gem5 Simulator","author":"nathan","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746315"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19931173"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687485"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884572"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2010752"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825120"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.845559"},{"year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903921"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024945"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/15.809837"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2293477"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198501"},{"key":"ref6","first-page":"381","article-title":"Decor: A delayed commit and rollback mechanism for handling inductive noise in processors","author":"gupta","year":"2008","journal-title":"Proc of IEEE 14th International Symposium on High Performance Computer Architecture"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812313"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2011.2172116"},{"year":"0","key":"ref8"},{"key":"ref7","first-page":"138","article-title":"Applications of on-chip samplers for test and measurement of integrated circuits","author":"ho","year":"1998","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref2","first-page":"82","article-title":"Feature selection via concave minimization and support vector machines","author":"bradley","year":"1998","journal-title":"Proc of ICML"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309882"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842853"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878348"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923636"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165035"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992996"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858380.pdf?arnumber=7858380","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,24]],"date-time":"2022-07-24T09:11:48Z","timestamp":1658653908000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858380\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858380","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}