{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T02:49:06Z","timestamp":1746845346314,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,1,1]],"date-time":"2017-01-01T00:00:00Z","timestamp":1483228800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858397","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"647-652","source":"Crossref","is-referenced-by-count":19,"title":["A memristor-based neuromorphic engine with a current sensing scheme for artificial neural network applications"],"prefix":"10.1109","author":[{"given":"Chenchen","family":"Liu","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, PA, USA"}]},{"given":"Qing","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, PA, USA"}]},{"given":"Chi","family":"Zhang","sequence":"additional","affiliation":[{"name":"San Francisco State University"}]},{"given":"Hao","family":"Jiang","sequence":"additional","affiliation":[{"name":"San Francisco State University"}]},{"given":"Qing","family":"Wu","sequence":"additional","affiliation":[{"name":"US Air Force Research Laboratory"}]},{"given":"Hai Helen","family":"Li","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Pittsburgh, PA, USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.3524521"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.32"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228448"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744783"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"article-title":"The MNIST DATABASE of handwritten digits","year":"0","author":"lecun","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2007.4430310"},{"article-title":"Mimicking the brain, in silicon","year":"2011","author":"trafton","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2008.2005781"},{"key":"ref6","article-title":"FPGA design and implementation of dense matrix-vector multiplication for image processing application","author":"qasim","year":"2010","journal-title":"IJCSNS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2194847"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055294"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI Implementation of Neural Systems"},{"article-title":"Proposal for neuromorphic hardware using spin devices","year":"2012","author":"sharad","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131653"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938211"},{"key":"ref21","first-page":"82","article-title":"A 5ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme","author":"sheu","year":"2009","journal-title":"VLSI circuits"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858397.pdf?arnumber=7858397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,5]],"date-time":"2024-06-05T17:42:25Z","timestamp":1717609345000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7858397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858397","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}