{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:24:16Z","timestamp":1729621456759,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858417","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T16:36:54Z","timestamp":1487608614000},"page":"770-775","source":"Crossref","is-referenced-by-count":6,"title":["Locality-aware bank partitioning for shared DRAM MPSoCs"],"prefix":"10.1109","author":[{"given":"Yangguo","family":"Liu","sequence":"first","affiliation":[]},{"given":"Junlin","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Tong","sequence":"additional","affiliation":[]},{"given":"Xu","family":"Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1145\/2366231.2337207","article-title":"Staged memory scheduling: achieving high performance and scalability in heterogeneous systems","author":"ausavarungnirun","year":"2012","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref11","first-page":"1","article-title":"The gem5 simulator","author":"binkert","year":"0","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","volume":"34","author":"henning","year":"2006","journal-title":"ACM SIGARCH Computer Architecture News"},{"journal-title":"Agriculture","article-title":"Micron DDR3 SDRAM Part MT41J256M8","year":"2008","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1145\/2678373.2665698","article-title":"Going vertical in memory management: handling multiplicity by multi-policy","volume":"42","author":"liu","year":"2014","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898093"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"ref8","first-page":"128","article-title":"Memory access scheduling","author":"owens","year":"0","journal-title":"the 27th international Symposium on Computer Architecture"},{"key":"ref7","first-page":"1","article-title":"Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance","author":"liu","year":"0","journal-title":"11th International Symposium on High-Performance Computer Architecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"year":"2010","key":"ref9","article-title":"Standard No. 79–3. DDR3 SDRAM STANDARD"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2017,1,16]]},"location":"Chiba, Japan","end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858417.pdf?arnumber=7858417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,18]],"date-time":"2019-09-18T18:14:07Z","timestamp":1568830447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858417","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}