{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:55:23Z","timestamp":1771700123513,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,1]]},"DOI":"10.1109\/aspdac.2017.7858419","type":"proceedings-article","created":{"date-parts":[[2017,2,20]],"date-time":"2017-02-20T21:36:54Z","timestamp":1487626614000},"page":"782-787","source":"Crossref","is-referenced-by-count":128,"title":["Binary convolutional neural network on RRAM"],"prefix":"10.1109","author":[{"given":"Tianqi","family":"Tang","sequence":"first","affiliation":[]},{"given":"Lixue","family":"Xia","sequence":"additional","affiliation":[]},{"given":"Boxun","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"},{"key":"ref11","article-title":"Binarized neural network: Training deep neural networks with weights and activations constrained to+ 1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv preprint arXiv 1602 04875"},{"key":"ref12","article-title":"Xnor-net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"arXiv preprint arXiv 1603 02895"},{"key":"ref13","article-title":"Batch normalization: Accelerating deep network training by reducing internal covariate shift","author":"loffe","year":"2015","journal-title":"arXiv preprint arXiv 1502 01032"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541967"},{"key":"ref15","first-page":"20","article-title":"Understanding of the endurance failure in scaled hfo 2-based ltlr rram through vacancy mobility degradation","author":"chen","year":"2012","journal-title":"IEDM"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"505","DOI":"10.1145\/2678373.2665746","article-title":"General-purpose code acceleration with limited-precision analog computation","volume":"42","author":"st amant","year":"2014","journal-title":"ACM SIGARCH Comput Arch News"},{"key":"ref17","first-page":"1","article-title":"An 8-bit 1.5 gs\/s flash adc using post-manufacturing statistical selection","author":"proesel","year":"2010","journal-title":"CICC"},{"key":"ref18","article-title":"Simulation and analysis of sense amplifier in submicron technology","author":"gupta","year":"0"},{"key":"ref19","article-title":"A 10b 600ms\/s multi-mode cmos dac for multiple nyquist zone operation","author":"chen","year":"0"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1145\/2847263.2847265","article-title":"Going deeper with embedded fpga platform for convolutional neural network","author":"qiu","year":"2016","journal-title":"FPGA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298932"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/2897937.2898101","article-title":"Selected by input: Energy efficient structure for rram-based convolutional neural network","author":"xia","year":"2016","journal-title":"DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"ref8","article-title":"Isaac: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","author":"shafiee","year":"2016","journal-title":"Proc ISCA"},{"key":"ref7","article-title":"Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory","volume":"43","author":"chi","year":"2016","journal-title":"ISCA"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2066286"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"ref1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2014","journal-title":"arXiv preprint arXiv 1409 1556"},{"key":"ref20","first-page":"10","article-title":"A new approach to design low power cmos flash a\/d converter","volume":"2","author":"chauhan","year":"2011","journal-title":"International Journal of VLSI Design & Communication Systems (VLSICS)"},{"key":"ref22","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"TCAD"},{"key":"ref21","first-page":"64","article-title":"Comparative study of cmos op-amp in 45nm and 180 nm technology","volume":"4","author":"siddharth","year":"2014","journal-title":"Journal of Engineering Researchand Applications"},{"key":"ref24","article-title":"A 4mb embedded slc resistive-ram macro with 7.2 ns read-write random access time and 160ns mlc-access capability","author":"sheu","year":"2011","journal-title":"ISSCC"},{"key":"ref23","first-page":"1135","article-title":"Learning both weights and connections for efficient neural network","author":"han","year":"2015","journal-title":"Advances in neural information processing systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242466"}],"event":{"name":"2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Chiba, Japan","start":{"date-parts":[[2017,1,16]]},"end":{"date-parts":[[2017,1,19]]}},"container-title":["2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7847727\/7858249\/07858419.pdf?arnumber=7858419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,2]],"date-time":"2020-10-02T19:01:23Z","timestamp":1601665283000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7858419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2017.7858419","relation":{},"subject":[],"published":{"date-parts":[[2017,1]]}}}