{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:47:42Z","timestamp":1764784062194,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297306","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T22:02:02Z","timestamp":1519336922000},"page":"203-208","source":"Crossref","is-referenced-by-count":14,"title":["Process variation and temperature aware adaptive scrubbing for retention failures in STT-MRAM"],"prefix":"10.1109","author":[{"given":"Nour","family":"Sayed","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sarath Mohanachandran","family":"Nair","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228406"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref12","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technology Journal"},{"key":"ref13","article-title":"Optimizing NAND flash-based SSDs via retention relaxation","volume":"11","author":"liu","year":"2012","journal-title":"Target"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2453369"},{"key":"ref15","first-page":"427","author":"qureshi","year":"2015","journal-title":"AVATAR A variable-retention-time (VRT) aware refresh for DRAM systems"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2412960"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485929"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"journal-title":"Combinatorial optimization networks and matroids Courier Corporation","year":"2001","author":"lawler","key":"ref28"},{"key":"ref4","first-page":"459","article-title":"A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram","author":"hosomi","year":"2005","journal-title":"IEDM"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/S1369-7021(06)71539-5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref5","article-title":"STT-RAM a new spin on universal memory","author":"driskill-smith","year":"0","journal-title":"f'uture Fab Intl Report _2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968217"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749716"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2463585.2463589"},{"key":"ref1","article-title":"International technology roadmap for semiconductors (ITRS)","author":"wilson","year":"2013","journal-title":"Semiconductor Industry Association"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2012.6222840"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2591554"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927221"},{"journal-title":"Exynos 5 Octa (5422)","year":"0","key":"ref23"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH"},{"key":"ref25","first-page":"994","article-title":"NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory","author":"dong","year":"2012","journal-title":"TCAD"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2018,1,22]]},"location":"Jeju","end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297306.pdf?arnumber=8297306","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T13:37:00Z","timestamp":1570801020000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297306\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297306","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}