{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:26:50Z","timestamp":1725395210120},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297322","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T22:02:02Z","timestamp":1519336922000},"page":"285-286","source":"Crossref","is-referenced-by-count":0,"title":["A dual-output SC converter with dynamic power allocation for multicore application processors"],"prefix":"10.1109","author":[{"given":"Junmin","family":"Jiang","sequence":"first","affiliation":[]},{"given":"Yan","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Xun","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Wing-Hung","family":"Ki","sequence":"additional","affiliation":[]},{"given":"Philip K. T.","family":"Mok","sequence":"additional","affiliation":[]},{"given":"U","family":"Seng-Pan","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"154","article-title":"A 60%-efficiency 20nW-500?W tri-output fully integrated power management unit with environmental adaptation and load-proportional biasing for IoT systems","author":"jung","year":"2016","journal-title":"Proc Intl Solid-State Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2379616"},{"key":"ref5","first-page":"344","article-title":"A dual-symmetrical-output switched-capacitor converter with dynamic power cells and minimized cross regulation for application processors in 28nm CMOS","author":"jiang","year":"2016","journal-title":"Proc Intl Solid-State Circuits Conf"},{"key":"ref2","first-page":"222","article-title":"A 2-output step-up\/step-down switched-capacitor DC-DC converter with 95. 8% peak efficiency and 0. 85-to-3. 6V input voltage range","author":"teh","year":"2016","journal-title":"Proc Intl Solid-State Circuits Conf"},{"key":"ref1","first-page":"1","article-title":"A 50MHz 5V 3W 90% efficiency 3-level buck converter with real-time calibration and wide output range for fast-DVS in 65nm CMOS","author":"liu","year":"2016","journal-title":"Proc IEEE Symp VLSI Circuits"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2018,1,22]]},"location":"Jeju","end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297322.pdf?arnumber=8297322","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,11]],"date-time":"2018-04-11T21:11:47Z","timestamp":1523481107000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297322\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297322","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}