{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T07:54:08Z","timestamp":1764402848243,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297351","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T22:02:02Z","timestamp":1519336922000},"page":"367-374","source":"Crossref","is-referenced-by-count":9,"title":["Performance analysis on structure of racetrack memory"],"prefix":"10.1109","author":[{"given":"Hongbin","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingda","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiwu","family":"Shu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Micron 8Gb x4 x8 x16 DDR3L SDRAM Description","year":"2015","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529240"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1121"},{"key":"ref14","first-page":"1","article-title":"Cross-layer racetrack memory design for ultra high density and low power consumption","author":"zhenyu","year":"2013","journal-title":"Proceedings of the Design Automation Conference"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3126543"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.365"},{"key":"ref18","first-page":"329","article-title":"An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices","author":"wang","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2015.7304358"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.4716460"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555760"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902967"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2011.6008569"},{"key":"ref8","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7058988"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.82"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744883"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131603"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic domain-wall racetrack memory[J]","volume":"320","author":"parkin","year":"2008","journal-title":"Science"},{"key":"ref24","first-page":"329","article-title":"An ultralow-power memory-based big-data computing platform by nonvolatile domain-wall nanowire devices","author":"wang","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333707"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155659"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.3558917"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","start":{"date-parts":[[2018,1,22]]},"location":"Jeju","end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297351.pdf?arnumber=8297351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T13:37:06Z","timestamp":1570801026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297351","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}