{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T08:10:11Z","timestamp":1770279011592,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297355","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T22:02:02Z","timestamp":1519336922000},"page":"393-398","source":"Crossref","is-referenced-by-count":9,"title":["Lifetime-aware design methodology for dynamic partially reconfigurable systems"],"prefix":"10.1109","author":[{"given":"Siva Satyendra","family":"Sahoo","sequence":"first","affiliation":[]},{"given":"Tuan D. A.","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Bharadwaj","family":"Veeravalli","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.56"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506558"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927492"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1879013"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847270"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723152"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1966445.1966477"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.65"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651926"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428082"},{"key":"ref2","author":"koch","year":"2012","journal-title":"Partial Reconfiguration on FPGAs Architectures Tools and Applications"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/11512622_3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372547"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Jeju","start":{"date-parts":[[2018,1,22]]},"end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297355.pdf?arnumber=8297355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,11]],"date-time":"2018-04-11T21:11:07Z","timestamp":1523481067000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297355","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}