{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T21:14:04Z","timestamp":1767993244084,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297370","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T17:02:02Z","timestamp":1519318922000},"page":"482-487","source":"Crossref","is-referenced-by-count":12,"title":["Performance-preserved analog routing methodology via wire load reduction"],"prefix":"10.1109","author":[{"given":"Hao-Yu","family":"Chi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hwa-Yi","family":"Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Nan Jimmy","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429517"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2279516"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2006.285173"},{"key":"ref14","author":"graeb","year":"2010","journal-title":"Analog Layout Synthesis A Survey of Topological Approaches"},{"key":"ref4","first-page":"512","article-title":"Heterogeneous B*-trees for Analog Placement with Symmetry and Regularity Considerations","author":"chou","year":"2011","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105379"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164937"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228458"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"791","DOI":"10.1109\/TCAD.2009.2017433","article-title":"Analog Placement Based on Symmetry-Island Formulation","volume":"28","author":"lin","year":"2009","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061590"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Jeju","start":{"date-parts":[[2018,1,22]]},"end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297370.pdf?arnumber=8297370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T09:36:45Z","timestamp":1570786605000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297370","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}