{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:13:14Z","timestamp":1773843194912,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297386","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T17:02:02Z","timestamp":1519318922000},"page":"586-591","source":"Crossref","is-referenced-by-count":9,"title":["SAT-based area recovery in structural technology mapping"],"prefix":"10.1109","author":[{"given":"Bruno","family":"Schmitt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Brayton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A difference logic formulation and SMT solver for timing-driven placement","author":"mihal","year":"0","journal-title":"Proc SMT 13"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref13","article-title":"Versatile SAT-based remapping for standard cells","author":"mishchenko","year":"0","journal-title":"Proc IWLS'16"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626492000337"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1145\/2684746.2689082","article-title":"Technol-ogy Mapping into General Programmable Cells","author":"mishchenko","year":"2015","journal-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '15)"},{"key":"ref4","first-page":"502","article-title":"An extensible SAT-solver","author":"een","year":"0","journal-title":"Proc SAT"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-17511-4_10"},{"key":"ref6","year":"0","journal-title":"EPFL Benchmarks"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3233\/SAT190014","article-title":"Translating pseudo-Boolean constraints into SAT","volume":"2","author":"een","year":"2006","journal-title":"J of SATJ"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31612-8_12"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147034"},{"key":"ref2","year":"0","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref1","first-page":"167","article-title":"Car-dinality networks and their applications","author":"asin","year":"0","journal-title":"Proc SAT09"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39071-5_16"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Jeju","start":{"date-parts":[[2018,1,22]]},"end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297386.pdf?arnumber=8297386","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,14]],"date-time":"2022-08-14T15:23:50Z","timestamp":1660490630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297386\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297386","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}