{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T00:33:41Z","timestamp":1770510821307,"version":"3.49.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/aspdac.2018.8297405","type":"proceedings-article","created":{"date-parts":[[2018,2,22]],"date-time":"2018-02-22T22:02:02Z","timestamp":1519336922000},"page":"709-714","source":"Crossref","is-referenced-by-count":10,"title":["PMU-Trojan: On exploiting power management side channel for information leakage"],"prefix":"10.1109","author":[{"given":"Md Nazmul","family":"Islam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandip","family":"Kundu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Security verification of 3rd party intellectual property cores for information leakage","author":"rajendran","year":"2016","journal-title":"Proc of VLSI Design"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858389"},{"key":"ref31","first-page":"396","article-title":"Mero: A statistical approach for hardware trojan detection.","volume":"5747","author":"chakraborty","year":"2009","journal-title":"CHES"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2014.6803344"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231062"},{"key":"ref10","first-page":"296","article-title":"In the blink of an eye: There goes your aes key","volume":"2012","author":"skorobogatov","year":"2012","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45126-6_12"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45238-6_7"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.15"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674672"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691149"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/11506447_4"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45203-4_23"},{"key":"ref18","author":"frank","year":"2014","journal-title":"Voltage detection"},{"key":"ref19","first-page":"719","article-title":"Low power design for soc with power management unit","author":"sun","year":"2011","journal-title":"ASIC (ASICON) 2011 IEEE 9th International Conference on"},{"key":"ref28","author":"initiative","year":"2011","journal-title":"Nangate open cell library"},{"key":"ref4","author":"le sueur","year":"2010","journal-title":"Dynamic voltage and frequency scaling The laws of diminishing returns"},{"key":"ref27","year":"0","journal-title":"Target Breach"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.01.004"},{"key":"ref6","year":"2015","journal-title":"Sonics Introduces Semiconductor IP Industry's First Power Management Solution Combining Fine-Grain Partitioning and Autonomous Control"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.93"},{"key":"ref5","year":"2012","journal-title":"Competitive Landscape Power Management IC and Power Semiconductor Vendors"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48405-1_25"},{"key":"ref7","author":"spiridon","year":"2003","journal-title":"Single chip power management unit apparatus and method"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45418-7_17"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"},{"key":"ref20","year":"0","journal-title":"Intel Core I7 Processor"},{"key":"ref22","year":"0","journal-title":"CPUFreq"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"ref24","year":"0","journal-title":"Intel Extreme Tuning Utility"},{"key":"ref23","author":"vatinel","year":"2014","journal-title":"Changing an operating performance point"},{"key":"ref26","year":"0","journal-title":"c2ctl"},{"key":"ref25","year":"0","journal-title":"CPU-Z & HWMONITOR PRO"}],"event":{"name":"2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)","location":"Jeju","start":{"date-parts":[[2018,1,22]]},"end":{"date-parts":[[2018,1,25]]}},"container-title":["2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8291862\/8297256\/08297405.pdf?arnumber=8297405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,11]],"date-time":"2018-04-11T21:11:04Z","timestamp":1523481064000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8297405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/aspdac.2018.8297405","relation":{},"subject":[],"published":{"date-parts":[[2018,1]]}}}