{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T18:59:49Z","timestamp":1761418789870},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/asscc.2011.6123569","type":"proceedings-article","created":{"date-parts":[[2012,1,27]],"date-time":"2012-01-27T18:08:00Z","timestamp":1327687680000},"page":"37-40","source":"Crossref","is-referenced-by-count":40,"title":["A 1.39-V input fast-transient-response digital LDO composed of low-voltage MOS transistors in 40-nm CMOS process"],"prefix":"10.1109","author":[{"given":"Masafumi","family":"Onouchi","sequence":"first","affiliation":[]},{"given":"Kazuo","family":"Otsuga","sequence":"additional","affiliation":[]},{"given":"Yasuto","family":"Igarashi","sequence":"additional","affiliation":[]},{"given":"Toyohito","family":"Ikeya","sequence":"additional","affiliation":[]},{"given":"Sadayuki","family":"Morita","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Ishibashi","sequence":"additional","affiliation":[]},{"given":"Kazumasa","family":"Yanagisawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"2","first-page":"3","article-title":"A 0.9 V 0.35 ?m Adaptively Biased CMOS LDO Regulator with Fast Transient Response","author":"lam","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.900281"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2092997"},{"key":"5","first-page":"208","article-title":"A 0.16 mm2 completely on-chip switched-capacitor DC-DC converter using digital capacitance modulation for LDO replacement in 45 nm CMOS","author":"ramadass","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","first-page":"1","article-title":"0.5-V input digital LDO with 98.7% current efficiency and 2.7-?A quiescent current in 65 nm CMOS","author":"okuma","year":"2010","journal-title":"Proc of 2010 IEEE CICC"}],"event":{"name":"2011 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2011,11,14]]},"location":"Jeju, South Korea","end":{"date-parts":[[2011,11,16]]}},"container-title":["IEEE Asian Solid-State Circuits Conference 2011"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6118260\/6123555\/06123569.pdf?arnumber=6123569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:59:40Z","timestamp":1490097580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6123569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asscc.2011.6123569","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}