{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:27:47Z","timestamp":1725413267681},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/asscc.2011.6123575","type":"proceedings-article","created":{"date-parts":[[2012,1,27]],"date-time":"2012-01-27T23:08:00Z","timestamp":1327705680000},"page":"313-316","source":"Crossref","is-referenced-by-count":3,"title":["A 6.6pJ\/bit\/iter radix-16 modified log-MAP decoder using two-stage ACS architecture"],"prefix":"10.1109","author":[{"given":"Kai-Ting","family":"Shr","sequence":"first","affiliation":[]},{"given":"Yu-Cheng","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Chu-Yi","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Yuan-Hao","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","first-page":"274","article-title":"A 390Mb\/s 3.57mm2 3GPP-LTE turbo decoder ASIC in 0.13?m CMOS","author":"studer","year":"2010","journal-title":"IEEE ISSCC 2010"},{"key":"11","first-page":"288","article-title":"A 188-size 2.1mm2Reconfigurable Turbo Decoder Chip with Parallel Architecture for 3GPP LTE System","author":"wong","year":"2009","journal-title":"Symp On VLSI Circuits Dig Tech Papers"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280790"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852002"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884172"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCT.2000.889220"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007166"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893668"},{"key":"6","first-page":"79","article-title":"A 952MS\/s Max-Log MAP Decoder Chip using Radix-4x4 ACS Architecture","author":"tang","year":"0","journal-title":"IEEE Asian Solid-State Circuits Conference 2006 Nov 2006"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853604"},{"key":"4","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/ISSCC.2003.1234244","article-title":"A 24Mb\/s radix-4 LogMAP Turbo decoder for 3 GPP-HSDPA mobile wireless","author":"bickerstaff","year":"2003","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers 2003"},{"key":"9","first-page":"264","article-title":"A 58mW 1.2mm2HSDPA Turbo Decoder ASIC in 0.13?m CMOS","author":"benkeser","year":"2010","journal-title":"IEEE ISSCC 2008"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20093564"}],"event":{"name":"2011 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2011,11,14]]},"location":"Jeju, South Korea","end":{"date-parts":[[2011,11,16]]}},"container-title":["IEEE Asian Solid-State Circuits Conference 2011"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6118260\/6123555\/06123575.pdf?arnumber=6123575","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T13:25:18Z","timestamp":1497965118000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6123575\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asscc.2011.6123575","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}