{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:50:47Z","timestamp":1725551447079},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/asscc.2011.6123626","type":"proceedings-article","created":{"date-parts":[[2012,1,27]],"date-time":"2012-01-27T23:08:00Z","timestamp":1327705680000},"page":"157-160","source":"Crossref","is-referenced-by-count":2,"title":["A low-power small-area open loop digital DLL for 2.2Gb\/s\/pin 2Gb DDR3 SDRAM"],"prefix":"10.1109","author":[{"given":"Jong-Chern","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sin-Hyun","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dae-Suk","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Jun","family":"Ku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chul","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byung-Kwon","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-Gyeom","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Jun","family":"Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Jin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Joo","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"68","article-title":"Digitally controlled DLL and I\/O circuits for 500Mb\/s\/pin x16 DDR SDRAM","author":"lee","year":"2001","journal-title":"ISSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852847"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357916"},{"key":"6","first-page":"160","article-title":"A 2.gGb\/s\/pin 256Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251750"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221227"}],"event":{"name":"2011 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2011,11,14]]},"location":"Jeju, South Korea","end":{"date-parts":[[2011,11,16]]}},"container-title":["IEEE Asian Solid-State Circuits Conference 2011"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6118260\/6123555\/06123626.pdf?arnumber=6123626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:38:36Z","timestamp":1490114316000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6123626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/asscc.2011.6123626","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}