{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,10]],"date-time":"2026-05-10T03:07:31Z","timestamp":1778382451720,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,11]]},"DOI":"10.1109\/asscc.2011.6123646","type":"proceedings-article","created":{"date-parts":[[2012,1,27]],"date-time":"2012-01-27T18:08:00Z","timestamp":1327687680000},"page":"237-240","source":"Crossref","is-referenced-by-count":12,"title":["A 18.9-nA standby current comparator with adaptive bias current generator"],"prefix":"10.1109","author":[{"given":"Kosuke","family":"Isono","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Hirose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keishi","family":"Tsubaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobutaka","family":"Kuroki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Numa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2010.5619819"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2021922"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585930"},{"key":"7","article-title":"Adaptively Controlled circuit","author":"akita","year":"2005"},{"key":"6","author":"baker","year":"2004","journal-title":"CMOS Circuit Design Layout and Simulation"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051769"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2010.5716561"},{"key":"8","first-page":"107","article-title":"Low Energy Level Converter Design for Sub-VTH Logics","author":"shao","year":"2009","journal-title":"ASP-DAC 2009"}],"event":{"name":"2011 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Jeju, South Korea","start":{"date-parts":[[2011,11,14]]},"end":{"date-parts":[[2011,11,16]]}},"container-title":["IEEE Asian Solid-State Circuits Conference 2011"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6118260\/6123555\/06123646.pdf?arnumber=6123646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:51:35Z","timestamp":1490097095000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6123646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asscc.2011.6123646","relation":{},"subject":[],"published":{"date-parts":[[2011,11]]}}}