{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:40:12Z","timestamp":1756237212731,"version":"3.44.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,11,1]],"date-time":"2012-11-01T00:00:00Z","timestamp":1351728000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/asscc.2012.6523318","type":"proceedings-article","created":{"date-parts":[[2013,6,13]],"date-time":"2013-06-13T16:53:29Z","timestamp":1371142409000},"page":"497-502","source":"Crossref","is-referenced-by-count":6,"title":["Multiple-poles multilevel diode-clamped inverter (M<sup>2<\/sup>DCI) topology for alternative multilevel converter"],"prefix":"10.1109","author":[{"given":"Ooi H. P.","family":"Gabriel","sequence":"first","affiliation":[]},{"given":"Ali I.","family":"Maswood","sequence":"additional","affiliation":[]},{"given":"Aditya","family":"Venkataraman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1002\/9780470551578.ch6"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.850930"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/PES.2008.4596451"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2172224"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/ip-epa:20040803"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/ip-epa:20030490"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2002.802172"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2036636"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2093154"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2009.2014236"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2008.917095"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.907044"},{"key":"9","first-page":"820","article-title":"A diode-clamped multilevel converter with reduced number of clamping diodes","volume":"2","author":"pan","year":"2004","journal-title":"Appl Power Electron Conf"},{"key":"8","first-page":"1","article-title":"Design optimization of a five-level active NPC inverter","author":"kashihara","year":"2011","journal-title":"Proc 2011-14th European Conf"}],"event":{"name":"2012 10th International Power & Energy Conference (IPEC)","start":{"date-parts":[[2012,12,12]]},"location":"Ho Chi Minh City, Vietnam","end":{"date-parts":[[2012,12,14]]}},"container-title":["2012 10th International Power &amp; Energy Conference (IPEC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6518040\/6523226\/06523318.pdf?arnumber=6523318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:07:29Z","timestamp":1756235249000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6523318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asscc.2012.6523318","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}