{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T14:01:18Z","timestamp":1766066478827,"version":"build-2065373602"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/asscc.2014.7008865","type":"proceedings-article","created":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T21:48:18Z","timestamp":1421704098000},"page":"81-84","source":"Crossref","is-referenced-by-count":15,"title":["A 0.6V 6.4fJ\/conversion-step 10-bit 150MS\/s subranging SAR ADC in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Yao-Sheng","family":"Hu","sequence":"first","affiliation":[]},{"given":"Chi-Huai","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Hung-Yen","family":"Tai","sequence":"additional","affiliation":[]},{"given":"Hung-Wei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hsin-Shu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"293","article-title":"A 10-bit 50MS\/s SAR ADC with technique for relaxing the requirement on driving capability of reference voltage buffers","author":"wan","year":"2013","journal-title":"IEEE ASSCC Dig Tech Papers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691039"},{"key":"1","first-page":"386","article-title":"A 10b 100MS\/s 1.13mW SAR ADC with binary-scaled error compensation","author":"liu","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"6","article-title":"A 6-bit 1 GS\/s Two-Step SAR ADC in 40 nm CMOS","author":"tai","year":"0","journal-title":"IEEE Trans Circuits and Systems-II Brief Papers"},{"key":"5","first-page":"196","article-title":"A 0.85fJ\/conversion-step 10-bit 200ks\/s subranging sar adc in 40nm CMOS","author":"tai","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992993"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"}],"event":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2014,11,10]]},"location":"KaoHsiung, Taiwan","end":{"date-parts":[[2014,11,12]]}},"container-title":["2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6996072\/7008838\/07008865.pdf?arnumber=7008865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:52:20Z","timestamp":1490305940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asscc.2014.7008865","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}