{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T09:28:55Z","timestamp":1769160535116,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/asscc.2014.7008881","type":"proceedings-article","created":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T21:48:18Z","timestamp":1421704098000},"page":"145-148","source":"Crossref","is-referenced-by-count":12,"title":["A configurable 2-in-1 SRAM compiler with constant-negative-level write driver for low Vmin in 16nm Fin-FET CMOS"],"prefix":"10.1109","author":[{"given":"Ching-Wei","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming-Hung","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia-Cheng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jonathan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176991"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"1","first-page":"58","article-title":"A family of 45nm ia processors","author":"kumar","year":"2009","journal-title":"ISSCCDig Tech Papers"},{"key":"5","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149rim2 cell in 32nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","first-page":"458","article-title":"A process-variation-tolerant dual-power-supply SRAM with 0.179rim2 cell in 40nm CMOS using level-programmable wordline driver","author":"hirabayashi","year":"2009","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"KaoHsiung, Taiwan","start":{"date-parts":[[2014,11,10]]},"end":{"date-parts":[[2014,11,12]]}},"container-title":["2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6996072\/7008838\/07008881.pdf?arnumber=7008881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:08:29Z","timestamp":1490303309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asscc.2014.7008881","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}