{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T06:27:11Z","timestamp":1725776831683},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1109\/asscc.2014.7008916","type":"proceedings-article","created":{"date-parts":[[2015,1,19]],"date-time":"2015-01-19T21:48:18Z","timestamp":1421704098000},"page":"285-288","source":"Crossref","is-referenced-by-count":2,"title":["A 0.011 mm<sup>2<\/sup> PVT-robust fully-synthesizable CDR with a data rate of 10.05 Gb\/s in 28nm FD SOI"],"prefix":"10.1109","author":[{"given":"Aravind Tharayil","family":"Narayanan","sequence":"first","affiliation":[]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Dongsheng","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2008.930152"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.875292"},{"key":"1","first-page":"266","article-title":"A 0.0066mm2 780?w fully synthesizable pll with a current-output dac and an interpolative phase-coupled oscillator using edge-injection technique","author":"deng","year":"2014","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"7","first-page":"557","article-title":"A full-rate injection-locked 10.3gb\/s clock and data recovery circuit in a 45ghz-ft sige process","author":"zhan","year":"2005","journal-title":"IEEE Custom Integrated Circuits Conference(CICC)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320828"},{"key":"5","article-title":"Jitter peaking investigation in charge pump based clock and data recovery circuits","author":"samii","year":"2007","journal-title":"AFRICON 2007"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818576"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493952"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746388"}],"event":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2014,11,10]]},"location":"KaoHsiung, Taiwan","end":{"date-parts":[[2014,11,12]]}},"container-title":["2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6996072\/7008838\/07008916.pdf?arnumber=7008916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:26:42Z","timestamp":1490304402000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7008916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asscc.2014.7008916","relation":{},"subject":[],"published":{"date-parts":[[2014,11]]}}}