{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:47:45Z","timestamp":1761562065411},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asscc.2015.7387452","type":"proceedings-article","created":{"date-parts":[[2016,1,21]],"date-time":"2016-01-21T23:12:35Z","timestamp":1453417955000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["A spread-spectrum clock generator with FIR-embedded binary phase detection and 1-bit high-order \u0394\u03a3 modulation"],"prefix":"10.1109","author":[{"given":"Ni","family":"Xu","sequence":"first","affiliation":[]},{"given":"Yiyu","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Sitao","family":"Lv","sequence":"additional","affiliation":[]},{"given":"Woogeun","family":"Rhee","sequence":"additional","affiliation":[]},{"given":"Zhihua","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005435"},{"key":"ref3","first-page":"88","article-title":"A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5m W power","author":"tasca","year":"2011","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"272","article-title":"A 20-to-1000MHz ±14ps peak-to-peak jitter reconfigurable multi-output all-digital clock generator using open-loop fractional dividers in 65nm CMOS","author":"elkholy","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487768"},{"key":"ref8","first-page":"346","article-title":"A 1GHz fractional-N PLL clock generator with low-OSR ?? modulation and FIR-embedded noise filtering","author":"yu","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2008.2012115"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356695"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2268637"},{"key":"ref1","first-page":"162","article-title":"A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18µm CMOS","author":"lee","year":"2005","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2015,11,9]]},"location":"Xia'men, China","end":{"date-parts":[[2015,11,11]]}},"container-title":["2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7378179\/7387429\/07387452.pdf?arnumber=7387452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T03:03:48Z","timestamp":1490411028000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7387452\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asscc.2015.7387452","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}