{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:00:22Z","timestamp":1725728422824},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asscc.2015.7387469","type":"proceedings-article","created":{"date-parts":[[2016,1,21]],"date-time":"2016-01-21T18:12:35Z","timestamp":1453399955000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["A 21-Gb\/s, 0.96-pJ\/bit serial receiver with non-50% duty-cycle clocking 1-tap decision feedback equalizer in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Yang","family":"You","sequence":"first","affiliation":[]},{"given":"Sudipto","family":"Chakraborty","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jinghong","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"206","article-title":"A 20-Gb\/s, 0.66-pJ\/bit Serial Receiver with 2-Stage Continuous-Time Linear Equalizer and 1-Tap Decision Feedback Equalizer in 45nm SOI CMOS","author":"proesel","year":"2011","journal-title":"IEEE VLSI"},{"key":"ref3","first-page":"162","article-title":"A 16Gb\/s 1st-tap FFE and 3-tap DFE in 90nm CMOS","author":"sugita","year":"2010","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"42","article-title":"A 0.94m W\/Gb\/s 22Gb\/s 2-tap partial-response DFE receiver in 40nm LP CMOS","author":"jung","year":"2013","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","article-title":"A 27-Gb\/s, 0.41-mW\/Gb\/s 1-tap predictive decision feedback equalizer in 40-nm low-power CMOS","author":"kavia","year":"2012","journal-title":"IEEE CICC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829399"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"}],"event":{"name":"2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2015,11,9]]},"location":"Xia'men, China","end":{"date-parts":[[2015,11,11]]}},"container-title":["2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7378179\/7387429\/07387469.pdf?arnumber=7387469","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T23:14:27Z","timestamp":1490397267000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7387469\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asscc.2015.7387469","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}