{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:07Z","timestamp":1730199007988,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/asscc.2015.7387472","type":"proceedings-article","created":{"date-parts":[[2016,1,21]],"date-time":"2016-01-21T23:12:35Z","timestamp":1453417955000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["A digital DLL with 4-cycle lock time and 1\/4 NAND-delay accuracy"],"prefix":"10.1109","author":[{"given":"Sung-Yong","family":"Kim","sequence":"first","affiliation":[]},{"given":"Xuefan","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Jung-Hoon","family":"Chun","sequence":"additional","affiliation":[]},{"given":"Kee-Won","family":"Kwon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 1.0-ns\/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces","volume":"47","author":"hyun-woo","year":"2012","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","article-title":"A 1.3-mW, 1.6-GHz Digital Delay-Locked Loop with Two-Cycle Locking Time and Dither-Free Tracking","author":"kyunghoon","year":"2013","journal-title":"Symp on VLSI Circuits Digest of Technical Papers"},{"key":"ref5","article-title":"A 2.5 GHz All-Digital Delay-Locked Loop in 0.13 um CMOS Technology","volume":"42","author":"rong-jyi","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","article-title":"A Direct-Skew-Detect Synchronous Mirror Delay for Application-Specific Integrated Circuits","volume":"34","author":"takanori","year":"1999","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","article-title":"A 40-550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm","volume":"42","author":"rong-jyi","year":"2007","journal-title":"IEEE J Solid-State Circuits"}],"event":{"name":"2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2015,11,9]]},"location":"Xia'men, China","end":{"date-parts":[[2015,11,11]]}},"container-title":["2015 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7378179\/7387429\/07387472.pdf?arnumber=7387472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,25]],"date-time":"2017-03-25T02:58:29Z","timestamp":1490410709000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7387472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/asscc.2015.7387472","relation":{},"subject":[],"published":{"date-parts":[[2015,11]]}}}