{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:25:25Z","timestamp":1764174325952,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844126","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T10:58:46Z","timestamp":1486724326000},"page":"25-28","source":"Crossref","is-referenced-by-count":18,"title":["Time-domain neural network: A 48.5 TSOp\/s\/W neuromorphic chip optimized for deep learning and CMOS technology"],"prefix":"10.1109","author":[{"given":"Daisuke","family":"Miyashita","sequence":"first","affiliation":[]},{"given":"Shouhei","family":"Kousai","sequence":"additional","affiliation":[]},{"given":"Tomoya","family":"Suzuki","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Deguchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2601069"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284363"},{"key":"ref12","first-page":"10.4.1","article-title":"A neuromorphic visual system using RRAM synaptic devices with sub-pJ energy andn tolerance to variability: experimental characterization and large-scale modeling","author":"yu","year":"2012","journal-title":"IEDM"},{"key":"ref13","first-page":"94","article-title":"Superior cut-off characteristics of Lg=40nm Wfin=7nm poly Ge junctionless Tri-gate FET for stacked 3D circuits integration","author":"kamata","year":"2013","journal-title":"VLSI Technology Symp Dig"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418085"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2255873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2014.6981816"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"668","DOI":"10.1126\/science.1254642","article-title":"A million spiking-neuron integrated circuit with a scalable communication network and interface","volume":"345","author":"merolla","year":"2014","journal-title":"Science"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743766"},{"key":"ref8","article-title":"Binarized neural networks: Training neural networks with weights and activations constrained to +1 or ?1","author":"courbariaux","year":"2016","journal-title":"arXiv preprintarXiv 1602 02830"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1604850113"},{"key":"ref2","article-title":"Deep residual learning for image recognition","author":"he","year":"2015","journal-title":"arXiv preprint arXiv 1512 03385"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature16961"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844126.pdf?arnumber=7844126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T06:18:05Z","timestamp":1498371485000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844126","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}