{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:18Z","timestamp":1730199018205,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844130","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T10:58:46Z","timestamp":1486724326000},"page":"41-44","source":"Crossref","is-referenced-by-count":6,"title":["An inductive-coupling bus with collision detection scheme using magnetic field variation for 3-D network-on-chips"],"prefix":"10.1109","author":[{"given":"Junichiro","family":"Kadomoto","sequence":"first","affiliation":[]},{"given":"Tomoki","family":"Miyata","sequence":"additional","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.249"},{"key":"ref3","first-page":"191","article-title":"A 1.2V 8Gb 8-channel 128GB\/s high-bandwidth memory (HBM) stacked DRAM with effective I\/O test circuits","volume":"50","author":"lee","year":"2015","journal-title":"IEEE JSSC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418216"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433929"},{"key":"ref8","first-page":"29","article-title":"A 352Gb\/s inductive-coupling DRAM\/SoC interface using overlapping coils with phase division multiplexing and ultra-thin fan-out wafer level package","author":"razziz","year":"2014","journal-title":"IEEE Symposium on VLSI Circuits Dig Tech Papers"},{"key":"ref7","first-page":"965","article-title":"A 0.55V 10fJ\/bit inductive-coupling data link and 0.7V 135fJ\/cycle clock link with dual-coil transmission scheme","volume":"46","author":"miura","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176900"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417949"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844130.pdf?arnumber=7844130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T17:37:08Z","timestamp":1488389828000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844130","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}