{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T12:26:12Z","timestamp":1752668772745,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844139","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T10:58:46Z","timestamp":1486724326000},"page":"77-80","source":"Crossref","is-referenced-by-count":6,"title":["A 10-bit 1GS\/s 4-way TI SAR ADC with tap-interpolated FIR filter based time skew calibration"],"prefix":"10.1109","author":[{"given":"Lei","family":"Qiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tang","family":"Kai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liter","family":"Siek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"U","family":"Seng-Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2013.6658421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239005"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757480"},{"key":"ref5","first-page":"386","article-title":"A 1.62GS\/s Time-Interleaved SAR ADC with Digital Background Mismatch Calibration Achieving Interleaving Spurs Below 70dBFS","author":"dortz","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","first-page":"464","article-title":"An 11b 800MS\/s Time-Interleaved ADC with Digital Background Calibration","author":"hsu","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865649"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSTSP.2009.2020269"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942059"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"2091","DOI":"10.1109\/JSSC.2010.2061630","article-title":"A Four-Channel Time-Interleaved ADC with Digital Calibration of Inter-channel Timing and Memory Errors","volume":"45","author":"chi ho","year":"2010","journal-title":"IEEE Journal of Solid-State Circuit"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844139.pdf?arnumber=7844139","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T06:18:07Z","timestamp":1498371487000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844139\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844139","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}