{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:18:29Z","timestamp":1725524309584},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844142","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T10:58:46Z","timestamp":1486724326000},"page":"89-92","source":"Crossref","is-referenced-by-count":1,"title":["Fractional-N DPLL based low power clocking architecture for 1\u201314 Gb\/s multi-standard transmitter"],"prefix":"10.1109","author":[{"given":"Masum","family":"Hossain","sequence":"first","affiliation":[]},{"given":"Amlan","family":"Nag","sequence":"additional","affiliation":[]},{"given":"Waleed","family":"El-Halwagy","sequence":"additional","affiliation":[]},{"given":"A K M","family":"Delwar Hossain","sequence":"additional","affiliation":[]},{"family":"Aurangozeb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"A 12GHz 210fs 6mW digital PLL with sub-sampling binary phase detector and voltage-time modulated DCO","author":"ru","year":"2013","journal-title":"Symposium on VLSI Circuits"},{"key":"ref3","article-title":"A 0.5-16.3 Gb\/s Fully Adaptive Flexible-Reach Transceiver for FPGA in 20 nm CMOS","author":"frans","year":"2015","journal-title":"IEEE JSSC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2272340"},{"key":"ref5","article-title":"A 288fs RMS jitter versatile 8-12.4GHz wide-band Fractional-N synthesizer for SONET and SerDes communication standards in 40nm CMOS","author":"ahmadi","year":"2013","journal-title":"Symposium on VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref1","article-title":"A Scalable 5-15 Gbps, 14-75 mW Low-Power I\/O Transceiver in 65 nm CMOS","author":"balamurugan","year":"2008","journal-title":"IEEE JSSC"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844142.pdf?arnumber=7844142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T17:44:16Z","timestamp":1488390256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844142","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}