{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:50:25Z","timestamp":1730199025256,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844155","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T15:58:46Z","timestamp":1486742326000},"page":"141-144","source":"Crossref","is-referenced-by-count":2,"title":["A 5.1Gb\/s 60.3fJ\/bit\/mm PVT tolerant NoC transceiver"],"prefix":"10.1109","author":[{"given":"Vishal Vinayak","family":"Kulkarni","sequence":"first","affiliation":[]},{"given":"Wei Yi","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Bin","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Dan Lei","family":"Yan","sequence":"additional","affiliation":[]},{"given":"Yu-Shun","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Muthukumaraswamy Annamalai","family":"Arasu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2001949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2036761"},{"key":"ref10","article-title":"Modeling of Interconnect Capacitance, Delay, and Crosstalk in VLSI","volume":"13","author":"wong","year":"2000","journal-title":"IEEE Trans on Semiconductor Manufacturing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917547"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387475"},{"key":"ref8","article-title":"A 51mW 1.6GHz On-Chip Network for Low-Power Heterogeneous SoC Platform","author":"lee","year":"2004","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2136630"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.332"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2185835"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.080"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844155.pdf?arnumber=7844155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T22:43:13Z","timestamp":1488408193000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844155","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}