{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:33:01Z","timestamp":1729643581494,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844157","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T15:58:46Z","timestamp":1486742326000},"page":"149-152","source":"Crossref","is-referenced-by-count":1,"title":["A 12-bit 200kS\/s subranging SAR ADC with an energy-curve reshape technique"],"prefix":"10.1109","author":[{"given":"Yao-Sheng","family":"Hu","sequence":"first","affiliation":[]},{"given":"Kai-Yue","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Hsin-Shu","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IPEC.2012.6522649"},{"key":"ref3","first-page":"458","article-title":"A 5.5fJ\/conv-step 6.4MS\/s 13b SAR ADC Utilizing a Redundancy-Facilitated Background Error-Detection-and-Correction Scheme","author":"lin","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"194","article-title":"An Oversampled 12\/14b SAR ADC with Noise Reduction and Linearity Enhancements Achieving up to 79.1dB SNDR","author":"harpe","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref5","first-page":"200","article-title":"A 1.5mW 68dB SNDR 80MS\/s 2× Interleaved SAR-Assisted Pipelined ADC in 28nm CMOS","author":"van der goes","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7539201"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1372","DOI":"10.1109\/JSSC.2015.2417803","article-title":"A 4.2mW 50MS\/s 13bit CMOS SAR ADC With SNR and SFDR Enhancement Techniques","volume":"50","author":"morie","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487730"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844157.pdf?arnumber=7844157","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T10:18:05Z","timestamp":1498385885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844157\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844157","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}