{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,16]],"date-time":"2026-02-16T10:06:20Z","timestamp":1771236380343,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844161","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T15:58:46Z","timestamp":1486742326000},"page":"165-168","source":"Crossref","is-referenced-by-count":14,"title":["Design challenge in 3D NAND technology: A 4.8X area- and 1.3X power-efficient 20V charge pump using tier capacitors"],"prefix":"10.1109","author":[{"given":"T.","family":"Tanzawa","sequence":"first","affiliation":[]},{"given":"T.","family":"Murakoshi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kamijo","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tanaka","sequence":"additional","affiliation":[]},{"given":"J. J.","family":"McNeil","sequence":"additional","affiliation":[]},{"given":"K.","family":"Duesman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1995.520692"},{"key":"ref11","first-page":"100","article-title":"High efficiency charge pump circuit for negative high voltage generation at 2 V supply voltage","author":"bloch","year":"1998","journal-title":"ESSCIRC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.661206"},{"key":"ref13","article-title":"Chapter 5 Charge pump state of the art","author":"tanzawa","year":"2015","journal-title":"On-chip High-voltage Generator Design"},{"key":"ref4","first-page":"1540","article-title":"A 5V-only operation 0.6Jlm Flash EEPROM with row decoder scheme in triple-well structure","volume":"27","author":"umezawa","year":"1992","journal-title":"IEEE JSSC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1976.1050739"},{"key":"ref6","year":"0","journal-title":"eMMC 4 5 specification"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2131810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168894"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757458"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref9","first-page":"424","article-title":"A 45 nm selfaligned-contact process 1 Gb NOR Flash with 5 MB\/s program speed","author":"javanifard","year":"2008","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Toyama, Japan","start":{"date-parts":[[2016,11,7]]},"end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844161.pdf?arnumber=7844161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T22:29:32Z","timestamp":1488407372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844161\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844161","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}