{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T23:22:44Z","timestamp":1762298564330},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844166","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T15:58:46Z","timestamp":1486742326000},"page":"185-188","source":"Crossref","is-referenced-by-count":13,"title":["A 64-Kb 0.37V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications"],"prefix":"10.1109","author":[{"given":"Hidehiro","family":"Fujiwara","sequence":"first","affiliation":[]},{"given":"Yen-Huei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chih-Yu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Wei-Cheng","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Dar","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Shin-Run","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Hung-Jen","family":"Liao","sequence":"additional","affiliation":[]},{"given":"Jonathan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/JSSC.2011.2109434"},{"key":"ref3","first-page":"230","article-title":"A 1Gb 2GHz Embedded DRAM in 22nm Tri-Gate CMOS Technology","author":"fatih","year":"2014","journal-title":"IEEE ISSCC Digest of Technical Papers"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/VLSIC.2008.4586011"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref2","first-page":"388","article-title":"A 32kb 10T Subthreshold SRAM Array with Bit-Interleaving and Differential Read Scheme in 90nm CMOS","author":"joon","year":"2008","journal-title":"IEEE ISSCC Digest of Technical Papers"},{"key":"ref1","first-page":"328","article-title":"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy","author":"verma","year":"2007","journal-title":"IEEE ISSCC Digest of Technical Papers"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844166.pdf?arnumber=7844166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T22:29:33Z","timestamp":1488407373000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844166\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844166","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}