{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T06:10:33Z","timestamp":1725430233167},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/asscc.2016.7844177","type":"proceedings-article","created":{"date-parts":[[2017,2,10]],"date-time":"2017-02-10T15:58:46Z","timestamp":1486742326000},"page":"229-232","source":"Crossref","is-referenced-by-count":0,"title":["An area efficient single-cycle xV<inf>DD<\/inf> sub-V<inf>th<\/inf> on-chip boost scheme in 28 nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Babak","family":"Mohammadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Oskar","family":"Andersson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masoud","family":"Nouripayam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joachim Neves","family":"Rodrigues","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081419"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2007.4450125"},{"key":"ref10","first-page":"306","article-title":"A 10nm FinFET 128Mb SRAM with Assist Adjustment System for Power, Performance, and Area Optimization","author":"taejoong","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Pap"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref11","first-page":"72","article-title":"A 40-nm 0.5-V 20.1-uW MHz 8T SRAM with Low-Energy Disturb Mitigation Scheme","author":"yoshimoto","year":"2011","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6291950"},{"key":"ref12","article-title":"A 128 kb Single-Bitline 8.4 fJ\/bit 90MHz at 0.3V 7T Sense-Amplifierless SRAM in 28nm FD-SOI","author":"mohammadi","year":"2016","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872704"},{"key":"ref7","first-page":"264","article-title":"Capacitive-Coupling Wordline Boosting with Self-Induced VCC Collapse for Write VMIN Reduction in 22-nm 8T SRAM","author":"khellah","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Pap"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837945"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2015.7387491"},{"key":"ref1","first-page":"456","article-title":"A high-speed variation-tolerant interconnect technique for sub-threshold circuits using capacitive boosting","author":"kil","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr Syst"}],"event":{"name":"2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2016,11,7]]},"location":"Toyama, Japan","end":{"date-parts":[[2016,11,9]]}},"container-title":["2016 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7833314\/7844119\/07844177.pdf?arnumber=7844177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T22:32:47Z","timestamp":1488407567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7844177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asscc.2016.7844177","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}