{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T09:52:05Z","timestamp":1761126725087},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/asscc.2017.8240224","type":"proceedings-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T21:32:34Z","timestamp":1514496754000},"page":"93-96","source":"Crossref","is-referenced-by-count":8,"title":["A 15-\u03bcW, 103-fs step, 5-bit capacitor-DAC-based constant-slope digital-to-time converter in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Peng","family":"Chen","sequence":"first","affiliation":[]},{"given":"Feifei","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhirui","family":"Zong","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Teerachot","family":"Siriburanon","sequence":"additional","affiliation":[]},{"given":"Robert Bogdan","family":"Staszewski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1736","article-title":"Analysis of Power Consumption and Linearity in Capacitive Digital-to-Analog Converters Used in Succesive Approximation ADCs","author":"saberi","year":"2011","journal-title":"IEEE TCAS-1"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705312"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2433512"},{"key":"ref13","first-page":"2992","article-title":"A 2GHz 244 fs-Resolution 1.2 ps-Peak-INL Edge Interpolator-Based Digital-to-Time Converter in 28nm CMOS","author":"sievert","year":"2016","journal-title":"IEEE JSSC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598279"},{"key":"ref4","first-page":"79","article-title":"A 10-bit, 550-fs step digital-to-time converter in 28 nm CMOS","author":"markulic","year":"2014","journal-title":"IEEE ESSCIRC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"ref6","first-page":"54","article-title":"A 5.3 GHz digital-to-time-converter-based fractional-N all-digital PLL","author":"pavlovic","year":"2011","journal-title":"IEEE ISSCC"},{"key":"ref5","first-page":"1630","article-title":"A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator with an FoM of ?250dB","author":"narayanan","year":"2016","journal-title":"IEEE JSSC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref7","first-page":"2745","article-title":"A 2.9-to-4.0 GHz fractional-N digital PLL with bang-bang phase detector and 560 fsrms integrated jitter at 4.5 mW power","author":"tasca","year":"2011","journal-title":"IEEE ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757387"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.836345"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2143870"}],"event":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2017,11,6]]},"location":"Seoul","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8226344\/8240197\/08240224.pdf?arnumber=8240224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T22:34:47Z","timestamp":1517870087000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8240224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asscc.2017.8240224","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}